



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/777,902	02/13/2004	Kenneth Koch II	10017912-3	6091

7590 11/02/2006

HEWLETT-PACKARD COMPANY
Intellectual Property Administration
P.O. Box 272400
Fort Collins, CO 80527-2400

EXAMINER

NGUYEN, LONG T

ART UNIT PAPER NUMBER

2816

DATE MAILED: 11/02/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/777,902

Applicant(s)

KOCH ET AL.

Examiner

Long Nguyen

Art Unit

2816

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 11 August 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,3,4,6,8,9 and 11-30 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,3,4,6,8,9 and 11-30 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- ☒ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- ☐ Notice of Informal Patent Application (PTO-152)
- ☐ Other: _____

DETAILED ACTION

Claim Objections

1. Claims 6, 25, 26 and 27 are objected to because of the following informalities:

Claim 6, line 3, after “terminal,”, it is suggested that --wherein-- be inserted so that the claim is clear.

Claim 25, line 3, “the PFET transistor” should be changed to --the PFET of the first transistor-- so the antecedent basis is clear.

Claim 25, line 4, “the NFET transistor” should be changed to --the NFET of the second transistor-- so the antecedent basis is clear.

Claim 25, line 6, “being the opposite power supply terminals,” should be changed to – being the first and second power supply terminals,-- since claim 9 already recited that the opposite power supply terminals being the first and second power supply terminals (see line 3 of claim 9).

Claim 25, line 7, “the PFET transistor” should be changed to --the PFET of the first transistor-- so the antecedent basis is clear.

Claim 25, line 9, “the NFET transistor” should be changed to --the NFET of the second transistor-- so the antecedent basis is clear.

Claim 26, “the thresholds”, both on line 15 and line 17, lacks clear antecedent basis.

Claim 26, line 17, it appears that “to each other” should be deleted.

Claim 27 is objected to because they include the informalities of claim 26.

Appropriate correction is required.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Claims 1, 3, 4, 6, 8, 9, 11-21, 24, and 25-30 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

With respect to claim 1, the recitation “at least one voltage responsive switchable capacitor connected between the first terminal and the driver” on line 9-10 is misdescriptive because it is inconsistent with what is disclosed and shown. Note that Figure 1 of the drawings shows the at least one switchable capacitor (32, 34) connected between the driver (i.e., transistors 48 and 50) and the respective power supply voltage (ground, Vdd), i.e., the at least one voltage responsive is not connected between the first terminal and the driver as claim. Clarification and/or appropriate correction is requested.

Claims 3, 4, 6, 8, 9, 11-21, 25 and 28-30 are indefinite because they include the indefiniteness of claim 1.

Also, in claim 3, the recitation “a DC power supply terminal” on line 2 is indefinite because it is not clear whether it is one of the “opposite power supply terminals” recited earlier (line 6, claim 1), or it is in addition to the opposite power supply terminals. Clarification and/or appropriate correction is requested.

Claim 4 is also indefinite because it includes the indefiniteness of claim 3.

Also, claim 14 is indefinite because the recitation “to the exclusion of the first capacitor and the control electrode of the first transistor to the exclusion of the second capacitor and the

control electrode of the second transistor” on the last 3 lines of the claim is not understood, i.e., it is not understood how the output of the second inverter being connected to supply current to the second capacitor and the control electrode of the second transistor “to the exclusion of the first capacitor and the control electrode of the first transistor to the exclusion of the second capacitor and the control electrode of the second transistor”. Clarification and/or appropriate correction is requested.

Claims 15-17 are also indefinite because they include the indefiniteness of claim 14.

Also, in claim 16, the recitation “the first and second field effect transistors” lacks clear antecedent basis and it is not clear which transistors that they are refer to, i.e., the field effect transistors of the first and second transistors, the field effect transistors of the first and second capacitors, or field effect transistors of the first and second inverters.

Also, claim 18 is indefinite for the following reasons: (a) the claim recites “the first and second transistors are respectively a PFET and an NFET” (line 2) and at the same time also recites “the first and second transistors are field effect transistors” (line 14), so the metes and bounds of the first and second transistors is not clear; (b) the recitation “the inverters” on line 2 lacks clear antecedent basis; (c) it is not clear if the first and second inverters recite on line 8 are the same as “each of the inverters” recited on lines 2-7; and (d) the “the first and second field effect transistors” on line 17 lacks clear antecedent basis and it is not clear which transistors that they are refer to, i.e., the field effect transistors of the first and second transistors, the field effect transistors of the first and second capacitors, or field effect transistors of the first and second inverters. Clarification and/or appropriate correction is requested.

Claims 19-21 are indefinite because they include the indefiniteness of claim 18.

With respect to claim 24, the recitation “switched on” (line 2) of the first and second capacitors is indefinite because it is not clear if it is the same as the first and second capacitors are charged (recited in claim 22). Note that claim 22 never recites a capacitor is “switched-on”. Clarification and/or appropriate correction is requested.

With respect to claim 26, the recitation “to the input terminals to each other and the thresholds being such that in response to” on lines 16-17 is indefinite because “the input terminals” lacks antecedent basis, and “the thresholds” lacks clear antecedent basis since it is not clear which thresholds that it is referred to. Further, “to each other and the thresholds being such” in the above phrase is indefinite because it is not clear what it is exactly means (i.e. the thresholds being “what” ?). Clarification and/or appropriate correction is requested.

Claim 27 is indefinite because it includes the indefiniteness of claim 26.

Also, in claim 30, the recitation “the other of said at least one switchable capacitor” on line 1-2 lacks clear antecedent basis since the claim never recites that the at least one switchable capacitor comprises another capacitor. Thus, it is suggested “wherein the other of said at least one switchable capacitor comprises” on line 1-2 be changed to --wherein said at least one switchable capacitor further comprises”.

Appropriate correction to the above problems is required.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Art Unit: 2816

5. Claims 1, 3, 4, 8, 9, 11, 14, 22-24 and 26 are rejected under 35 U.S.C. 102(b) as being anticipated by Ohnishi (USP 5,633,600).

Insofar as understood in claim 1, Figure 1 of Ohnishi discloses a circuit, which includes: a first terminal (301) connected to a voltage (INPUT) having first and second levels and a transition between the level (see Figure 2); a driver (310, 311) including first (PFET 310) and second (NFET 311) opposite type transistors; opposite power supply terminals (Vdd, ground); an output terminal (OUTPUT 312); circuitry (302-309) connected between the first terminal (301) and the control electrodes (gates of 310 and 311), wherein the circuitry including at least one voltage responsive switchable capacitor (308 and/or 309, note that each of these capacitors 308 and 309 are responsive to the voltages at the gate of transistors 310 and 311, respectively, so that the capacitor is charged or discharge, and note that the capacitor is considered to be switchable because it is switched between charged and discharge, and the threshold voltage is the voltage that causes the capacitor to change from charging to discharging and vice versa) which meets all the functional operations recited in the claims (line 30 of Col. 1 to line 27 of Col. 2).

Insofar as understood in claim 3, Figure 1 shows the at least one switchable capacitor is connected between one of the control electrodes and a DC power supply terminal (308 is connected between gate of 310 and VDD, and 309 is connected between gate of 311 and ground).

Insofar as understood in claim 4, Figure 1 shows the circuitry further includes a resistive element (304 or 305).

Insofar as understood in claim 8, Figure 1 shows the at least one switchable capacitor (308, 309) includes first and second voltage controllable switchable capacitors (308 and 309).

Insofar as understood in claim 9, Figure 1 shows the first capacitor 308 is connected between gate of 310 and VDD, and the second capacitor 309 is connected between gate of 311 and ground. Note that the functional recitations regarding the capacitors are also met because the capacitors in Figure 1 are connected between the respective control electrode of the first/second transistors and Vdd/ground as similar as applicant's invention, so the capacitors 308 and 309 in Figure 3 must also operates similarly.

Insofar as understood in claim 11, Figure 1 shows the circuitry further includes a first resistive element (304) and a second resistive element (305).

Insofar as understood in claims 14, Figure 1 shows the circuitry further includes first and second inverters (302 and 303) connected as recited in the claim.

With respect to the method claims 22-24, Figure 1 discloses a circuit which meets all the limitations of the apparatus claims as discussed above. Hence, the operations of the circuit in Figure 1 also deems to meet all the method steps as recited in claims 22-24. Note that the switch-off of a capacitor is interpreted as the capacitor is "discharged", and the switch-on is "charged".

With respect to claim 26, this claim is rejected for the same manner as discussed above, i.e., Figure 1 shows a driver, which includes: a first transistor (48), a second transistor (311), first and second opposite power supply terminals (ground and Vdd, respectively), a first switchable capacitor (308) connected between the control electrode (gate) of the first transistor (310) and the second power supply terminal (Vdd), a second switchable capacitor (309) connected between the control electrode (gate) of the second transistor (310) and the first power supply terminal (ground). Note that each of these capacitors 308 and 309 are responsive to the voltages at the

Art Unit: 2816

gate of transistors 310 and 311, respectively, so that the capacitor is charged or discharge, and note that the capacitor is considered to be switchable because it is switched between charged and discharge, and the threshold voltage is the voltage that causes the capacitor to change from charging to discharging and vice versa, which meets all the functional operations recited in the claims (line 30 of Col. 1 to line 27 of Col. 2).

Claim Rejections - 35 USC § 103

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claims 15-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ohnishi (USP 5,633,600) in view of Wanlass (USP 3,356,858), and further in view of in view of Vikinski (USP 6,150,862).

With respect to claim 15, the circuit in Figure 1 of Ohnishi meets all the limitations of this claim except for specifically discloses that each of the inverters (302, 303) comprises field effect transistors. However, the Wanlass reference discloses in Figure 5 that a CMOS inverter is easily formed by using a PMOS transistor connected with an NMOS transistor, wherein the CMOS inverter provides advantage such as low power consumption. Therefore, it would have been obvious to one having skill in the art at the time the invention was made to modify the circuit in Figure 1 of Ohnishi by using CMOS inverter having a PMOS and an NMOS as taught in Figure 5 of Wanlass for each of the inverters 303 and 303 (Figure 1, Ohnishi) for the purpose of reduce power consumption.

The above modification/combination (Ohnishi in view of Wanlass) meets all the limitations of claim 15 except that the first and second capacitors comprise field effect transistors. However, the Vikinski reference discloses that a capacitor is easily integrated by using a field effect transistor that has its drain and its source connected together (see the two capacitors in 220 in Figure 2 of Vikinski). Therefore, it would have been obvious to one having skill in the art at the time the invention was made to modify the above combination/modification (Ohnishi and Wanlass) to use specific transistor-connected-capacitors (as taught by Vikinski) for broad capacitor elements 308 and 309 in Figure 1 of Ohnishi for the purpose of easily integrated the circuit, and it is old and well known that integrated capacitor (i.e., transistor-connected-capacitor) occupies less space on a chip. Thus, this modification/combination meets the limitations of claim 15 that the first and second transistors are FETs, the first and second inverters comprise FETs, and the first and second capacitors comprise FETs.

With respect claim 16, it is seen from the modification/combination as discussed in claim 15 above that all the FETs are included in an integrated circuit chip including the first and second resistors (304, 305, Figure 1 of Ohnishi) respectively connected to the FETs of the first and second transistors and connected with the first and second inverters.

With respect to claim 17, from Figure 1 of Ohnishi, by broadly reading first inverter as (combined of elements 302 and 304, i.e., the input of the first inverter is input of 302 and the output of the inverter is the terminal of 304 that connected directly to gate of 310), and second inverter (combined of elements 303 and 305, i.e., the input of the second inverter is input of 303 and the output of the inverter is the terminal of 305 that connected directly to gate of 311), then

the first and second resistors (304 and 305) are included in the first (302, 304) and second (303, 305) inverters.

Insofar as understood in claim 18, this claim is rejected for the same manner as discussed in claim 17 above.

With respect to claim 19, it is seen from the above combination/modification (discussed in claim 17) that the first resistor (304) is connected between the source-drain path of the NFET of the first inverter and the output terminal of the first inverter (i.e., between the source-drain path of the NFET inside 302 and the gate of transistor 310), and the second resistor (305) is connected between the source-drain path of the PFET of the second inverter and the output terminal of the second inverter (i.e., between the source-drain path of the PFET inside 303 and the gate of transistor 311).

Allowable Subject Matter

8. Claims 6, 12, 13, 20, 22, 27-30 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims, and if amended to overcome the indefiniteness and informalities set forth above.

Responses to Arguments


9. Applicant's arguments filed on 8/11/06 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

10. Any inquiry concerning this communication or earlier communications from the examiner should be directly to Examiner Long Nguyen whose telephone number is (571) 272-1753. The Examiner can normally be reached on Monday to Thursday from 8:00am to 6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tim Callahan, can be reached at (571) 272-1740. The fax number for this group is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



LONG NGUYEN
PRIMARY EXAMINER